Abstract -This letter proposes a new shield gate (SG) trench MOSFET structure, which utilizes a p-n-doped polysilicon refill as the SG electrode to minimize the total output capacitance or charge. TCAD simulation is carried out to compare the proposed and conventional device structures. It is shown that the proposed structure offers 30% lower Q OSS and 18.2% reduction of inductive switching loss while retaining other attractive characteristics of the SG trench MOSFET.
I. INTRODUCTION

S
HIELD gate (SG) trench MOSFETs are widely used in today's point of load DC-DC converters. The SG device structure can simultaneously reduce on-resistance (R DSON ) and gate charge Q GD by employing a source-connected shield gate under the active gate [1] , [2] . As a result, the switching loss of the SG trench MOSFET decreases steadily with decreasing Q GD [3] , [4] , to a point that other transistor parameters, such as output capacitance (C OSS ) or output charge (Q OSS ), are becoming increasingly important factors. Usually, the power loss due to Q OSS can be calculated as
where V IN is the input voltage and F SW is the switching frequency [5] . Moreover, a larger output capacitance would yield a longer switching-off time during transition, which induces higher switching loss. The shield gate trench MOSFET typically has an output charge several times greater than the conventional single-gate trench MOSFET because the shield gate electrode introduces extra C OSS components. Although this problem has been identified for some time [3] , few works has been published to solve it. At present, the active or shield gate electrode of a trench power MOSFET is exclusively made of a uniformly doped polysilicon refill (typically n+ type). However, forming the refill region with non-uniformly or even oppositely doped polysilicon structure (i.e. a PN junction) will create interesting opportunities to improve device performance. Vertical polysilicon PN diodes were experimentally demonstrated in stackable field-programmable ROM applications [7] . Wang et al. [8] theoretically investigated the concept of replacing the active gate electrode with a polysilicon PN junction to reduce the gate charge Q GD of the conventional single-gate trench MOSFETs. Similar structure has also been utilized in [9] to serve the same purpose.
In this letter, we propose a new shield gate trench MOSFET structure to significantly reduce the output capacitance C OSS or charge Q OSS while retaining other device parameters, in which the buried SG electrode is made of a PN-doped instead of uniformly doped polysilicon refill. The enhanced performance of the new structure is demonstrated through 2-D numerical simulations using Synopsis TCAD tools. Fig. 1 shows the conventional and the proposed trench MOSFET structures. For the conventional structure, the output capacitance is composed of three parts: the drain-gate capacitance C DG , the drain-source capacitance C DS1 and the drain-SG capacitance C DS2 , among which C DS2 is the most dominant factor. In order to reduce Q OSS , one effective way is to minimize C DS2 . In the new structure, the buried-SG electrode is replaced by a polysilicon PN junction with only its p+ anodeshorted to the source and a relatively lightly doped n-region. This single structural change serves the purpose of reducing C DS2 . The operation of the new C DS2 can be explained by its equivalent circuit model as a polysilicon diode connected in series with drain-poly n capacitance C SG1 and then in parallel with drain-poly p + capacitance C SG2 , as shown in Fig. 1(c) . When the MOSFET operates in the off mode, the polysilicon diode will be reverse-biased by the positive drain voltage and experience a rapid space charge area expansion in its low doped n-region. The polysilicon diode can now be considered as a depletion capacitor C DIODE connected in series with the oxide capacitor C SG1 . Thus, the total capacitance of C DS2 will decrease in accordance with
II. DEVICE CONCEPT
Polysilicon diode in such small dimension could hardly survive high temperature steps such as gate oxidation due to its high diffusivity. One way to avoid this unexpected diffusion is to form the polysilicon diode by ion implantation after the gate oxidation is completed. Another process step that could also raise problem to the viability of the polysilicon diode is source Rapid Thermal Anneal (RTA), although this step usually takes 0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. only a few seconds. Further experiment needs to be carried out to investigate this manufacturability concern.
III. SIMULATION RESULTS AND DISCUSSIONS The proposed and the conventional SG MOSFETs are both simulated with the SENTAURUS TCAD tools. Key parameters are the same for both devices. The only structural difference is the polysilicon refill for the SG electrode, as shown in Fig. 1 . The length d and doping concentration N DS2 of the n-region of the polysilicon PN junction are critical design parameters. To ensure a good ohmic contact at the top of the polysilicon diode, the doping concentration of the p+ region is set as constant (1 × 10 20 cm −3 ). The die size of the simulated structures is set to be 3 mm 2 .
A. Impact on C DS2 C DS2 can be minimized by increasing the width of the depletion region of the polysilicon diode in the reverse mode. Both d and N DS2 can be tuned to achieve optimal results. The capacitance values are extracted by performing small-signal AC analysis at 1MHz. Fig. 2 shows C DS2 as a function of V DS for both the conventional and new SG MOSFET structures with a fixed d of 0.3 μm and N DS2 of 1 × 10 17 cm −3 , 1 × 10 16 cm −3 and 5 × 10 15 cm −3 , respectively. Compared to a C DS2 of 1.15 nF of the conventional structure at zero bias, the new structure offers a C DS2 from 0.84 to 0.76 nF, roughly a 27-34% reduction. C DS2 indeed decreases with a decreasing N DS2 until N DS2 reaches a sufficiently low concentration of 1 × 10 16 cm −3 in this case. At that point, the entire n-region is fully depleted, and the length of the N region d becomes the limiting factor that prevents the further expansion of the depletion region, as shown in Fig. 3 . It explains why the two bottom C-V curves overlap with each other in Fig. 2 . 
B. Impact on Other Device Characteristics
It is important that the change of polysilicon refill does not negatively influence other MOSFET characteristics such as breakdown voltage, forward IV, and gate charge. The basic characteristics of the conventional and proposed structure based on d of 0.45 μm and N DS2 of 1 × 10 17 cm −3 are simulated and compared. Fig. 5 shows the breakdown voltages (BV) of the two structures. The proposed structure exhibits a BV of 45.2 V, about 1 V lower than the conventional one, as the Reduced Surface Field (RESURF) effect provided by the new shield gate is slightly weakened by the polysilicon diode's depletion capacitance.
At a forward current density of 0.25 mA/mm 2 , the threshold voltage is 1.78V for both devices. The new MOSFET has almost the same current driving capability as the conventional one. The specific on-resistances is simulated as 4.54 m -mm 2 for the original structure and 4.60 m -mm 2 for the proposed structure. Also, the gate charge characteristics of the two devices are simulated in mix-mode inductive switching circuit. The gate charge Q GD of the new structure is almost the same as the conventional one, which is about 2.62 nC/mm 2 .
The switching characteristics of the new and conventional structures are compared by mix-mode simulation of a buck converter. The DC input and output voltage is set to be 16 V and 8 V, the load current at 2 A, the switching frequency at 1 MHz, and the gate voltage at 5 V. Fig. 6 depicts the discharging current waveforms of C DS2 of both structures at turn-on transient. It is shown that the total charge number is reduced from 13.67 nc for the conventional SG device to 9.23 nc for the proposed device. The switching loss in each cycle is also calculated and summarized in Table I . The proposed structure exhibits 18.2% reduction of total switching loss, as a result of 16.8% faster turn-off time.
Another important fact needs to be mentioned is that SENTA URUS TCAD usually tends to underestimate the high leakage current of polysilicon diode. This leakage would gradually discharge the reverse-biased polysilicon diode during off state, and thus increase the total charge number Q DS2 of the new structure. To qualitatively evaluate the leakage current's impact on the performance of the structure, we built a simple equivalent model by connecting a resistor in parallel with the polysilicon diode. A smaller resistance would correspond to Table II . It shows that Q DS2 will continuously go up as the leakage current gets higher. In the extreme case where R = 100 , the charge value would eventually become the same as the conventional one. Thus, to make the max benefit out of this structure, the polysilicon's leakage current should be minimized properly. While Q DS2 is strongly dependent on leakage, the turn-off time of the proposed structure remains unaffected whatever the leakage current is. This is because the switching off transient happens in a very short time period, typically 10ns, and it is completed before the leakage discharging starts to take place.
IV. CONCLUSION In this letter, we propose a new SG MOSFET structure featuring a PN-doped polysilicon shield gate electrode instead. Compared with the conventional structure, the proposed structure shows 43.2% reduction in Q DS2 and 30% reduction in Q OSS while retaining other desirable characteristics such as breakdown voltage, threshold voltage, on-resistance, and gate charge. The mix-mode simulation indicates a faster turn-off time for the new structure in inductive switch circuit, leading to a 18.2% reduction in total switching loss. The simulation work points out a new future direction to further improve the performance of low voltage power MOSFETs.
